sub_topVisual

¼®¡¤¹Ú»ç Àü¹®°¡ ±¸Àμº±Õ°ü´ëÇб³ ´ëÇпø ¼®¡¤¹Ú»ç Àü¹®°¡ ±¸ÀÎ °Ô½ÃÆÇ ÀÔ´Ï´Ù.

Á¦¸ñ [SKÇÏÀ̴нº] Digital Front End Implementation ºÐ¾ß °æ·Â»ç¿ø ¸ðÁý Á¶È¸¼ö 346
ä¿ë±â°ü SKÇÏÀ̴нº ÇÐÀ§±¸ºÐ ¼®¡¤¹Ú»ç
ºÐ¾ß ¹ÝµµÃ¼, »ý»ê±â¼ú, Àü±â¡¤ÀüÀÚ, Á¦Ç°°³¹ß ¸ðÁý±â°£(¸¶°¨ÀÏ) 2021.05.23
÷ºÎÆÄÀÏ µî·ÏÀÏ 2021.05.06

1. ¸ðÁýºÐ¾ß ¹× ÀÚ°Ý¿ä°Ç

 

¸ðÁýºÐ¾ß

´ã´ç¾÷¹«

ÀÚ°Ý¿ä°Ç

Digital Front End Implementation ºÐ¾ß °æ·Â»ç¿ø

¤ýASIC ±â¹Ý Top Implementation ¹× Block ¾÷¹« ¼öÇà

¤ýSynthesis/MBIST/DFT/ATPG/STA/Logic Verification/Simulation ¼öÇà

¤ýEDA tool ±â¹Ý ASIC Front-End flow °³¹ß ¹× Àû¿ë

¤ýSynopsys/Mentor/Cadence Tool ±â¹Ý Full Chip Implementation Flow ¼öÇà °¡´É

¤ýRTL2GDS FlowÀÇ °¢ ´Ü°è ÀÌÇØ ¹× Top/Sub-block ´ã´çÀÚ¿Í Çù¾÷ °¡´É

¤ýHPDF(Hierarchical Physical Design Flow) °ü·Ã ¾÷¹« °¡´É

¤ýTcl, Perl ¹× Linux shell ±â¹Ý script ÀÌÇØ ¹× Á¦ÀÛ ¼öÇà °¡´É

¤ýÀüÀÚ µî °ü·Ã Àü°ø

 

2. ±Ù¹«Á¶°Ç

¡¤ ±Ù¹«ÇüÅ : Á¤±ÔÁ÷

¡¤ ±Þ¿© : ȸ»ç³»±Ô¿¡ µû¸§

¡¤ ±Ù¹«Áö¿ª : °æ±âµµ ¼º³²½Ã ºÐ´ç±¸

¡¤ ±Ù¹«½Ã°£ : ÁÖ5ÀÏ (¿ù~±Ý) 09:00~18:00

 

3. ÀüÇü ÀýÂ÷

¼­·ùÀüÇü > SKCT°Ë»ç(½ÉÃþ) > ¸éÁ¢ÀüÇü > °Ç°­°ËÁø > ÃÖÁ¾ÇÕ°Ý

 

4. ¼­·ùÁ¢¼ö±â°£ ¹× Á¢¼ö¹æ¹ý

- À̷¼­ : ÀÚ»ç ȨÆäÀÌÁö Âü°í

- Á¢¼ö¹æ¹ý : ÀÚ»ç ȨÆäÀÌÁö Áö¿ø

- Á¢¼ö±â°£ : 2021.05.23.(ÀÏ)

 

 

top