sub_topVisual

¼®¡¤¹Ú»ç Àü¹®°¡ ±¸Àμº±Õ°ü´ëÇб³ ´ëÇпø ¼®¡¤¹Ú»ç Àü¹®°¡ ±¸ÀÎ °Ô½ÃÆÇ ÀÔ´Ï´Ù.

Á¦¸ñ [¾îº¸ºê¹ÝµµÃ¼¢ß] MCU ¹ÝµµÃ¼ µðÁöÅм³°è [¼®»ç ½ÅÀÔ] Á¶È¸¼ö 190
ä¿ë±â°ü ¾îº¸ºê¹ÝµµÃ¼¢ß ÇÐÀ§±¸ºÐ ¼®¡¤¹Ú»ç
ºÐ¾ß SoC, ¹ÝµµÃ¼¼³°è, ARM, ARM Architecture, AMBA BUS, MCU ¸ðÁý±â°£(¸¶°¨ÀÏ) 2021.04.26
÷ºÎÆÄÀÏ µî·ÏÀÏ 2021.04.13

1. ¸ðÁýºÐ¾ß ¹× ÀÚ°Ý¿ä°Ç

 

¸ðÁýºÎ¹®

¼öÇà¾÷¹«

Àü°ø ¹× ÀÚ°Ý¿ä°Ç

MCU ¹ÝµµÃ¼

 

µðÁöÅм³°è

 

[¼®»ç½ÅÀÔ]

8bit, 32-bit MCU Design

- Verilog HDL coding ¹× simulation

- Cadence, Synopsys EDA tool »ç¿ë (Incisive, Design Vision Synthesis, STA, ATPG, Formality µî)

- FPGA °ËÁõ (Altera, Xilinx, C coding)

- ¾ç»ê test setup support

Àü°ø : Àü±â/ÀüÀÚ/Á¦¾î °øÇÐ/¹ÝµµÃ¼°øÇÐ/ÀÓº£µðµå ½Ã½ºÅÛ/ÄÄÇ»ÅÍ °øÇÐ/¼ÒÇÁÆ®¿þ¾î °øÇÐ µî °ü·Ã Çаú

 

½ÅÀÔ: [¼®»ç ÀÌ»ó] Àü¹®¿¬±¸¿ä¿ø º´Æ¯ °¡´É

 

°³¹ß µµ±¸

- Verilog

- FPGA

- Synopsys

- Cadence

 

2. ±Ù¹«Á¶°Ç

±Ù¹«ÇüÅ : Á¤±ÔÁ÷

±Ù¹«Áö : ¼­¿ï > °­³²±¸ > ¼­¿ï»ç¹«¼Ò(»ï¼º¿ª 2¹øÃⱸ¿¡¼­ 800m)

±Ù¹«¿äÀÏ : ÁÖ5ÀÏ

±Ù¹«½Ã°£ : 09½Ã 00ºÐ ~ 18½Ã 00ºÐ[ź·Â±Ù¹«Á¦ ½ÃÇà]

±Þ¿© : ȸ»ç³»±Ô¿¡ µû¸§(¸éÁ¢ ÈÄ °áÁ¤)

 

3. ÀüÇüÀýÂ÷

¼­·ùÀüÇü > ÀÎÀû¼º°Ë»ç > ¸éÁ¢ÀüÇü > ä¿ë°ËÁø > ÃÖÁ¾ÇÕ°Ý

 

4. ¼­·ùÁ¢¼ö±â°£ ¹× Á¢¼ö¹æ¹ý

Á¢¼ö±â°£ : 2021. 04. 12 ~ 2021. 04. 26 (¿ù)

Á¢¼ö¹æ¹ý : ÀâÄÚ¸®¾Æ Á¢¼ö

À̷¼­ : ÀâÄÚ¸®¾ÆÀ̷¼­

Á¦Ãâ¼­·ù : °øÅë : À̷¼­ ¹× ÀÚ±â¼Ò°³¼­ (ÀÚÀ¯ Çü½Ä)

1) ½ÅÀÔ¸¸ÇØ´ç : ¼ºÀû Áõ¸í¼­

2) °æ·Â±â¼ú¼­ ¶Ç´Â Æ÷Æ®Æú¸®¿À(ÇØ´çÀÚ¿¡ ÇÑÇÔ)

 

 

top