sub_topVisual

¼®¡¤¹Ú»ç Àü¹®°¡ ±¸Àμº±Õ°ü´ëÇб³ ´ëÇпø ¼®¡¤¹Ú»ç Àü¹®°¡ ±¸ÀÎ °Ô½ÃÆÇ ÀÔ´Ï´Ù.

Á¦¸ñ Digitla Logic Engineer ä¿ë Á¶È¸¼ö 132
ä¿ë±â°ü (ÁÖ)µ¿¿î¾Æ³ªÅØ ÇÐÀ§±¸ºÐ ¼®¡¤¹Ú»ç
ºÐ¾ß Digital Logic Engineer ¸ðÁý±â°£(¸¶°¨ÀÏ) ä¿ë½Ã
÷ºÎÆÄÀÏ µî·ÏÀÏ 2019.07.02

1. ¸ðÁýºÎºÐ ¹× ÀÚ°Ý¿ä°Ç

¸ðÁýºÐ¾ß

´ã´ç¾÷¹«

ÀÚ°Ý¿ä°Ç

¸ðÁýÀοø

Digital Logic Enineer-

Digital Logic Design

ÀÚ°Ý¿ä°Ç

-ÇзÂ: Çлç ÀÌ»ó

-°æ·Â: °æ·Â 3³â ~ 10³â

-¼ºº°: ¹«°ü

 

´ã´ç¾÷¹«

-Digital Logic Design & Verfication

-SoC Design & IP verification

-FPGA verification , Synthesis, Static Timing Analysis

-C/C++/ASM µîÀ» ÀÌ¿ëÇÑ Low-level programming

0¸í

 

2. ÀüÇüÀýÂ÷

¼­·ùÀüÇü > ½Ç¹«ÀÚ¸éÁ¢ > ÀÓ¿ø¸éÁ¢ > ÃÖÁ¾ÇÕ°Ý

 

3. ±Ù¹«È¯°æ

-±Ù¹«ÇüÅÂ: Á¤±ÔÁ÷

-±Ù¹«Áö: ¼­¿ï ¼­Ãʱ¸

 

4. Á¢¼ö±â°£ ¹× ¹æ¹ý

-¸¶°¨ÀÏ: ä¿ë½Ã ¸¶°¨

-À̷¼­¾ç½Ä: ÀâÄÚ¸®¾Æ À̷¼­

-Á¢¼ö¹æ¹ý: ÀâÄÚ¸®¾Æ ¿Â¶óÀÎ Á¢¼ö

 

5. Á¦Ãâ¼­·ù

-À̷¼­, °æ·Â±â¼ú¼­, ÀÚ±â¼Ò°³¼­ Á¦Ãâ

-ÃÖÁ¾ÇÕ°Ý ÈÄ Á¹¾÷Áõ¸í¼­, ÃÖÁ¾Çб³ Àü Çг⠼ºÀû Áõ¸í¼­, °øÀνÃÇè ¹× ±âŸ ÀÚ°ÝÁõ »çº»(¼ÒÁöÀÚ¿¡ ÇÑÇÔ), Ãë¾÷º¸È£´ë»óÁõ¸í¼­(´ë»óÀÚ¿¡ ÇÑÇÔ) Á¦Ãâ

 

6. ±âŸ À¯ÀÇ»çÇ×

-ÇãÀ§»ç½ÇÀÌ ¹ß°ßµÉ °æ¿ì ä¿ëÀÌ Ãë¼ÒµÉ ¼ö ÀÖ½À´Ï´Ù.

http://www.jobkorea.co.kr/Recruit/GI_Read/28967604?rPageCode=GL

 

top